Join Mailing List
 

GPL Cver

GPL Cver 2.12a release (05/31/07) with most 2001 features:   Cver 2.12a    Changelog    Download

CVC Verilog Compiler
Our new fast commercial CVC Verilog compiler is available. See the CVC page for more information. CVC vs GPL Cver speed comparions may be viewed here.

GPL Cver is a Verilog HDL simulator that is released under the GNU General Public License. GPL Cver is a full 1995 P1364 Verilog standard HDL simulator. It also implements some of the 2001 P1364 standard features including all three PLI interfaces (tf_, acc_ and vpi_) as defined in the 2001 Language Reference Manual (LRM). Cver is a full featured IEEE P1364 Verilog simulator. Features are:

  • Full 1995 IEEE P1364 implementation with some Verilog 2001 features.

  • Cver Interpreter loads the largest designs in only a few seconds
    During design develop and initial debugging; the edit, load and debug cycle is most important. The Cver interpreter eliminates the long wait for compiled simulators to compile every library module and then to load and link each module into the final design model. Cver reduces the waiting time to effectively zero.

  • Verilog XL (tm) style Verilog statement debugger with Enhancements.
    In addition to a Verilog statement debugger, Cver has added gdb style programming language debugger. Convenience features such as :info, :set: and :help comamnds. Also more convenient statement break point setting commands. Statement break points can be set by line number or function/task and filtered by instance (or all instances), skipped until a given ignore count is reached, or skipped until conditional expression becomes true.

  • Full Strength Model and Accurate Delay Modeling Support.
    Supports all P1364 delay modes with both SDF and PLI annotation: distributed, path, MIPD, and +show_canceled.

  • Implements Fast Relaxation Algorithm for Switch Level Simulation.

  • Non flattening Algorithm that Uses at Least 2/3 Less Memory.

  • Supports +loadvpi and +loadpli1 Dynamic Libary User PLI Program Loading.

GPL Cver is the last Cver release made to our former licensee Antrim Design Systems before Antrim Design assets were purchased by Cadence Design systems. Cver has been used in commercial design flows and therefore mimics Cadence Verilog-XL™.

GPL Cver is a copyrighted work (Pragmatic C Software Corp. owns the copyright). It is not share or in the public domain. Since GPL Cver is distributed under the GNU General Public License; free use, and free copying and redistribution are allowed under certain conditions (including, in some cases commercial distribution). GPL Cver is provided "AS IS" with NO WARRANTY and NO SUPPORT.


Verilog XL is a trademark of Cadence Design Systems.
Copyright © 1991-2008 Pragmatic C Software Corp.
Last updated 2007-05-31.